Abstract-Recently, 3D stacking has been proposed to alleviate the memory bandwidth limitation arising in chip multiprocessors (CMPs). As the number of integrated cores in the chip increases the access to external memory becomes the bottleneck, thus demanding larger memory amounts inside the chip. The most accepted solution to implement vertical links between stacked dies is by using Through Silicon Vias (TSVs). However, TSVs are exposed to misalignment and random defects compromising the yield of the manufactured 3D chip. A common solution to this problem is by over-provisioning, thus impacting on area and cost. In this paper, we propose a fault-tolerant vertical link design. With its adoption, fault-tolerant vertical links can be implemented in a 3D chip design at low cost without the need of adding redundant TSVs (no over-provision). Preliminary results are very promising as the fault-tolerant vertical link design increases switch area only by 6.69% while the achieved interconnect yield tends to 100%.
INTRODUCTION
T HE advance in manufacturing technologies enables the integration of a growing number of transistors on a single chip, devoted mainly to increase the number of cores and memories. As the number of cores increases, the communication infrastructure becomes critical. In this context, Networks on chips (NoCs) have been chosen as the interconnect choice for current and future Multiprocessor System-on-Chip (MPSoCs) and Chip Multiprocessor (CMPs) systems. The main benefits of NoCbased architectures are higher performance and predictability. Recent designs from major chip manufacturers include a NoC inside the chip to interconnect cores and memories ( [7] , [20] ). Among the different topologies to perform core interconnection [4] , 2D meshes are commonly accepted to be an appealing choice as they perfectly match the chip surface and are additionally aligned with the tile based design approach, where a tile containing a processing core with its associated L1 and L2 cache levels and the corresponding NoC switch is initially designed and later replicated all over the die.
As the number of cores increases, the access to memory (memory bandwidth) is predicted to become a major limiting factor for CMP and MPSoC designs. In this context, three dimensional Integrated Circuits (3DICs) arise as a promising technological solution to partially alleviate the problems caused by the pin-out limitations [14] . In 3DICs, dies are stacked on top of each other and vertical connections are established. One of the most promising technologies to enable vertical links between dies is the use of Through Silicon Vias (TSVs). However, one of the main drawbacks when manufacturing TSVs is their high defects rate, specially when compared with traditional 2D links [10] . For example, in [8] the measured yield of a 3D DRAM chip without fault tolerance consisting on 4 stacked dies was only 15%. Estimations in [10] also predict similar yield numbers. TSV-based vertical links are exposed to misalignment and random defects. The first kind of failures are introduced in the alignment process of stacked wafers as a consequence of bonding pads shifting. On the contrary, random defects are a consequence of several unpredictable phenomena where most of them are related with the thermal compression process used in the wafer stacking process [10] .
For the reasons previously presented, efficient mechanisms and designs are needed to face the yield reduction experienced by TSVs in 3DICs. Most of the previous work on fault tolerant 3D architectures rely on the use of redundant TSVs [10] , [12] , adding redundancy to the vertical link. In contrast, [8] proposes a mechanism where non-dedicated redundant TSVs are used to minimize the number of TSVs required. However, avoiding the use of extra TSVs (while keeping system performance) is specially interesting and needed. As the complexity of applications continues rising and the number of nodes (cores or memories) also increases, the impact of redundant TSVs on area footprint becomes impossible to neglect [13] [9] [12] . For example, assuming TSV pad dimensions of 8μmx8μm and a pitch of 16μm, as given in the ITRS [19] , the TSV footprint area for connecting 64 switches to a neighbour layer will be 1.84mm
2 . In particular, in [13] , TSV footprint area of future 3DICs is predicted to be similar to the area of a computing core.
In this paper we propose a new vertical link design able to increase the yield of 3D TSV-based chips. The design provides high yield at a relatively low cost and without increasing the number of TSVs. Faulty TSVs are covered by adding an Omega network at both ends of vertical link (at the switch boundaries). This network allows a reprogrammed reconfigurability for efficient use of fault-free TSVs. Indeed, a subset of functional TSVs is obtained for any error pattern whenever the number of faulty TSVs is lower than N/2. The design does not impact performance as it takes advantage of the reduced delay of TSV interconnects and the fast reconfigurability of the Omega network.
This paper is organized as follows. In Section 2 the related work is analyzed. Section 3 presents the fault tolerant TSVbased vertical link design. Section 4 analyzes the area and timing impact of the new vertical link design. Finally, Section 5 presents the conclusions and the future work.
Current and future fabrication processes enable the use of smaller feature sizes and new manufacturing technologies, as 3D stacking. Unfortunately, this poses an increase in reliability uncertainty. In this sense, several recent works in the literature have pointed out some of the problems affecting chip interconnects. Concretely, the implications of variability in NoC link interconnect are analyzed in [6] . The presence of the increasing delay variability and the increase of defect densities in manufactured chips significantly increases the probability of having a faulty wire in a link. In this sense, there are several proposals that are able to tolerate faulty wires. Some of them tolerate infrequent run-time timing violations, where delay failures are tolerated at the cost of performance [3] , [11] .
Other proposals focus on increasing interconnect yield by using redundant hardware. The first work that proposed a compact hardware implementation to use spare wires in NoC links was [5] . Spare wires are added to tolerate a bounded number of faults without decreasing communication performance. To do so, a crossbar is used to choose a set of nonfaulty wires to perform the transmissions. The same idea has been applied to vertical links in [10] . However, as stated in [13] and [12] , the use of a high number of TSV wires leads to physical implementation challenges and overheads. Moreover, the proposal in [10] is unable to tolerate most of the failures caused by misalignments. To minimize the overhead, in [12] a combination of limited spare wires with the use of error correction codes is used to tolerate a high defect rate [12] . In the same way, [13] proposes a serialization scheme to reduce the TSVs footprint [13] . In [8] a 3D DRAM chip is presented. In this work, vertical links do not use dedicated redundant TSVs. Instead, fault tolerance is provided by using shared redundant TSVs available in the chip, what reduces the number of extra TSVs. However, redundancy is still required.
In this paper we propose a new TSV-based fault tolerant vertical link design without increasing the number of TSVs (no hardware redundancy) and fault tolerance is provided regardless the failure pattern (thus, covering misalignment and random defects).
A FAULT-TOLERANT VERTICAL LINK DESIGN

Fault Tolerant 3D Link
Fault tolerance is provided by adding a hardware reconfiguration logic at both ends of the vertical link (Fig. 1) . In particular, an omega network (Ω) is used at both ends to provide the reconfiguration of the vertical link at low cost. An Ω network is made of log 2 N stages with N 2 2 × 2 switches at each stage. The Ω network has the concentration property as the network can be configured to concentrate any set of unrelated input signals (not necessarily consecutive) into a set of consecutive output signals and vice versa. In order to avoid faulty TSVs we will use this property. Indeed, during the test stage of the link faulty TSVs are identified and the proper configuration of the Ω network is computed and stored in a ROM memory associated with the network.
The link design relies on the assumption that the probability of having a number of faulty TSVs larger than N 2 is negligible. With this assumption, transmission of one flit across the vertical link can be split into two phases using a subset of faultfree TSVs of size N 2 . The remaining N 2 TSVs are unused, independently of wether they are faulty or not. Therefore, further extensions of this proposal should investigate how to reduce fault-free TSVs, whereas the inverse Ω −1 network is used at the output of the vertical link to concentrate the transmitted data back to the corresponding link half. Figure 2 shows how the de-concentration and concentration operations are performed by the Ω and Ω −1 networks in a 4 bit width vertical link. Flits can be transmitted using the fault-free TSVs. The flit is transmitted then in two phases, both within the same clock cycle. Next, we deep into the timing analysis.
Timing Analysis
In order to analyze the operating frequency of the network, we should differentiate between switches and links. Then, the slowest path (critical path) amongst all paths of a switch and links will fix the operating frequency of the network. Thus, the critical path of the network can be computed as
where the switch stage delay is the maximum delay of a functional stage of a switch. The 2D-link delay, is the delay that a packet suffers to cross a metalization wire in the 2D plane. That delay involve the wire delay and the setup and hold time of the registers that are connected to that wire. Finally, the TSVlink delay is the delay that involve the TSV via delay plus the setup and hold time of the registers connected to that via. Usually, for synchronous designs the critical path of a NoC is set by the critical path of a switch, as the 2D-link delay can be highly reduced by introducing an optimal number of highsized repeaters along the wire [2] . Note that this comes at the expense of considerable increase in the power consumption of those wires. On the other hand, the TSV via presents a delay than is significant inferior with respect to the rest of the components of the network.
Then, the vertical link design relies on the fact that it is possible to transmit a flit within a clock cycle in two halves. Figure 3 shows the timing diagram for the link design. The first half ( N 2 bits) is transmitted during the first half of the cycle meanwhile the second half is transmitted during the second half of the clock cycle. In order to keep clock frequency and hence the complexity of the circuit implemented low, the negative edge flank of the clock is sampled by half of the registers at both ends of the link (see Figure 1) . Hence, all the link components work at the same baseline clock frequency.
Using both flank edges of the clock induce, however, tighter timing constraints to the link design. Figure 4 shows the delay of each component for a link with no fault tolerance support and for the vertical link design. T s and T h are the setup and hold time of the registers, respectively. T Ω is the delay of the Ω network and T TSV is the TSV delay (link delay). The latency of the link design is:
TSV wires (vertical links) have an order of magnitude higher transmission rates than silicon-based links (horizontal links). In such scenario, the speed of messages traveling through horizontal links and then using vertical links will be bounded by the horizontal link speed, thus not achieving the potentials of the vertical TSV speed. This fact relaxes the timing constraints of our link design. We will see in the evaluation section how the link design is still faster than state-of-the-art horizontal siliconbased links.
Failure Pattern Tolerance
The reconfiguration capabilities of the Ω network enables the vertical link design to cover all the failure patterns (assuming at most N 2 failed TSV wires). This can be explained by analyzing the non-blocking permutations of the Ω −1 network. Note that properties that apply to the Ω −1 are also satisfied by the Ω network in the opposite direction. The non-blocking properties of the Ω −1 are thoroughly analyzed in [1] . In this study, it is demonstrated that Ω −1 is non-blocking for a set of monotonic inputs with concentrated output destinations. Note that this property matches the sorting requirements of TSVs in the proposed vertical fault tolerant link.
EVALUATION
In this Section results of area, timing, and yield are analyzed. Additionally, our approach is also compared with current stateof-the-art proposals. Before introducing the results obtained, a brief description of the the baseline 3D-switch is presented.
3D-NoC Implementation
The baseline 3D-switch is a pipelined buffered wormhole switch with three stages, that is, an incoming packet needs three cycles to be routed, and forwarded to the next switch or node. Link delay is set to one cycle in any direction. The baseline 3D-switch performs the basic functions of a canonical NoC switch. That is, our 3D switch is able to buffer, route and forward packets to the next switch or node. The switch used throughout this paper presents two main properties. First, the buffer is spread through the stages, that is, any stage in the switch has its own outputs registered. Second, each output port is managed independently. That is, each output port has its own circuitry (output port controller) which is not connected to the circuitry of the rest of output ports. Each input port can reach any output port direction except the output port that goes in the same direction of the input port (u turns are not allowed). Also, the local port connecting the core and the switch can be reached from any input port. Thus, each output port works as a 6-to-1 switch. That is, each output port is able to buffer, route, and forward those packets that request that output port. The independence of the output port circuitry minimizes the impact of the increased number of input/output ports [4] . In fact, the baseline 3D-switch presented in this paper is a 3D-extension of a previous 2D-switch. A complete description and analysis of the 2D-switch can be seen in [16] . To allow the up/down directions of a 3D-mesh, two extra input/output ports must be added.
The switch has been implemented using the 45nm technology open source Nangate [18] with Synopsys DC. We have used M1-M3 metalization layers to perform the Place&Route with Cadence Encounter. Links are divided into data and flow control sublinks. Data sublink width is set to 8 bytes. Flow control sublink width is set to 2 bits. Then, the total link width is 66 bits. Flit size is set to data link width. Links are modeled using Virtuoso Analog Design Environment by Cadence. The area of the baseline 3D-switch is 39699.41 um 2 . The critical path of the network (see 3.2) is fixed by the switch, and it is equal to 0.53ns.
Area Overhead
In this section we analyze the costs of introducing the link design described in Section 3. The area increment depends on the number of TSVs that should be interconnected. Set N to the number TSVs, which is equal to the data path size (N = 64). The area overhead introduced by the fault tolerant circuit is due to the transistors needed to implement the different Ω networks and the ROM memories used to store the link configuration. The Ω networks and the ROMs required have been designed using Analog Design Environment Virtuoso by Cadence. To achieve a high performance, each 2x2 switch of an Ω network has been implemented using CMOS transmission gates. Thus, the total number of transistors of a 2x2 switch of an Ω network is 8. Then, the total number of a whole Ω network is 8 * N 2 * log 2 (N ). Similarly, the number of transistor used by a ROM is 5 * N 2 * log 2 (N ). Table 4 .2 shows the area occupied by a 3D baseline switch, and the extra area occupied by the link design inserted in the up and down input/output ports. Notice that, the extra area occupied by the link is only a 6.69% of the area of the whole switch. 
Timing Analysis and Performance
Introducing the fault tolerant circuit increases the critical path of the TSV-link (see Section 3.2). Using the results shown in Table 4 .3 and Equation 2, the delay of the fault tolerant vertical link is 288 ps. That is, the maximum operating frequency of our fault-tolerant vertical link is 3.47 GHz. This frequency is enough for most current NoC deployments. For example, the Tile-Gx100 chip by Tilera [20] works at a maximum frequency of 1.5GHz, whereas the Single-chip Cloud Computing prototype design by Intel [15] works at a maximum frequency of 1.84GHz. In our particular case there is no performance loss as the critical path of the switch (0.53ns) is higher than delay of the proposed TSV-based link.
Yield
As told before, our approach is based in the fact that the probability of having a vertical link with a number of faulty TSVs higher than N 2 is negligible. Assuming a probability P T SV of having a faulty TSV, the probability of having a vertical link with a number of faulty TSVs lower than 
From [12] and [10] we have that the probability of having a faulty TSV is in the range of {0.0001, 0.001}. Assuming those TSV failure rates the yield of our approach tends to 100%. For example, our approach achieves a yield of 99.975 when P T SV is 30%. Note that this failure probability is 10 3 higher than the expected TSV failure probabilities.
CONCLUSIONS
In this paper a new fault tolerant TSV link design is proposed to tolerate the presence of faulty TSVs. The design exploits the slack available in vertical links using TSVs to perform a splitted transmission of flits using the positive and negative edges of the clock. An Ω network is placed between the switch and the links allowing to transmit half of the flits by selecting a subset of N 2 fault-free TSVs. One of the main advantages is the avoidance of extra TSVs. Additionally, results show that the ability to tolerate faulty TSVs is very superior to other proposals. Concretely, for the expected TSV failure rates, the yield of our approach tends to 100% regardless the origin of failures. Finally, results also confirm that the additional hardware cost of this proposal is affordable as the area of the 3D switch is increased only by 6.69%. As future work, we plan to reduce the number of TSVs below N while still guaranteeing reliable transmissions of N-bit flits. This is based on the fact that due to the large reconfiguration capabilities of the Ω network most of the TSVs of a link remain unused in the current proposal.
